Introduction
Impluse-radio ultra-wideband (IR-UWB) CMOS circuits have been developed for low-power near-distance transceiver systems among silicon large-scale integrated circuits (LSI) by use of Gaussian monocycle pulse (GMP) [1, 2] . The IR-UWB signals have also been used for early-breast cancer detection systems, where short impulses are transmitted, scattered and received in the breast tissues [3, 4] . In order to calculate the impulse signal delay for confocal imaging of a cancer target, high-precision phase-locked loop (PLL) is necessary for high-speed digital sampling. Ring-voltage-controlled-oscillators (Ring-VCO) and LC-VCO have been developed [5] [6] [7] [8] . The LC-VCO has advantages in low phase noise and low jitter but it has a disadvantage in occupied area. The ring-VCO has an advantage of small area but it has disadvantages in jitter and phase noise. Therefore, the sub-sampling PLL (SSPLL) is developed to solve the issues of the ring-VCO to suppress the jitter and the phase noise.
Ring-VCO-Based SSPLL

Conventional PLL
In a conventional PLL, the main loop noise sources are phase detector (PD), charge pump (CP) and divider. Due to the existence of the divide-by-N in the feedback path, the PD/CP noise is multiplied by N 2 when it is transferred to the PLL output as shown in equation (1),
where Si is the power spectral density of the (thermal) noise generated by the PD/CP, θ out (s) is PLL output noise transfer function, i cp (s) is PD/CP noise transfer function, and K φ is the CP gain.
Sub-Sampling PLL
The sub-sampling PLL can achieve very low in-band phase noise because divider is not needed in the locked state. Fig. 1 shows a block diagram of the ring-VCO-based sub-sampling PLL. The VCO output frequency f o is controlled by the control signal of core loop I cp1 and the control signal of frequency locked loop (FLL) I cp2 . I cp2 controls VCO dominantly until f o is close to locking. When the phase error between Ref and VCO is small, it falls inside the FLL deadzone which is created by deadzone creator and FLL output becomes zero. When FLL output becomes zero, f o is controlled by I cp1 . Core loop has no divider in the feedback pass so that the divider noise and its power are eliminated and the PD/CP noise is not multiplied by N 2 .
Narrow-Deadzone Creator
The ring VCO has a large tuning gain. The small variation of VCO control voltage causes the large variation of the VCO output frequency. Therefore, the ring-VCO-based SSPLL needs a narrow-deadzone creator, and the FLL should work until f o is further close to locking. Fig. 2 shows a schematic and timing chart of a tunable narrow-deadzone creator. It creates the timing of the deadzone +/-0.5 ns with V tune = 1.2 V. When the phase error is greater than +/-0.5 ns, in other words, the PFD output UP/DOWN pulse widths are larger than +/-0.5 ns, AND gates will generate the UP/DOWN pulses which are generated by PFD. When the phase error is within +/-0.5 ns, AND gates will not geneate UP/DOWN pulse. Narrow-deadzone creator realizes ring-VCO-based SSPLL.
Results and Discussion
PLL Open Loop Bandwidth
The phase noise level depends on PLL open loop bandwidth f c as shown in equation (2),
where C1 and C2 are loop filter capacitances, K vco is VCO tuning gain. Fig. 3(a) shows the dependence of measured PLL output phase noise on loop filter resistance R1. The PLL output rms jitter is translated from the phase noise L(f) plot as where f l -f h is the integration region. By increasing R1 from 1 kΩ to 2.5 kΩ, the bandwidth of the loop increased and integrated rms jitter decreased from 1.48 ps to 0.925 ps (1 kHz-5 MHz).
Charge Pump Gain and Reference Frequency
The in-band Phase noise of the sub-sampling PLL circuit due to CP is shown in equation (4),
where T ref and T pul are reference period and pulse width which is generated by the pulser respectively, γ is a noise model parameter of the MOS transistor, Avco is VCO amplitude, g m is tranceconductance. The in-band phase noise due to SSPD is shown in equation (5),
where C sam is sampling capacitor of SSPD. Fig. 3(b) shows the dependence of measured PLL output phase noise on K φ . The K φ can be controlled by T pul , which determines the on-time of CP. By increasing T pul from 1.3 ns to 5 ns, K φ increased and L in-band,CP,SS (f) decreased. Therefore, integrated rms jitter decreased from 2.24 ps to 0.925 ps (1 kHz-5 MHz). A prototype chip was designed and fabricated in a 65 nm CMOS technology. Fig. 4 shows a chip photograph. Table I and Fig. 5 show performance comparison of ring-VCO based PLL circuits. The figure of merit (FOM) is calculated by equation (6) .
Conclusions
A ring-VCO-based SSPLL was fabricated in 65 nm CMOS technology. RMS output jitter which was integrated from 1 kHz to 10 MHz was 0.725 ps and in-band phase noise was -119.1 dBc/Hz at 1 MHz offset. The power consumption was 20.4 mW so that the FOM was -229.7 dB, which is the best data ever reported. 
